Design and Implementation of High-Performance RNS Wavelet Processors Using Custom IC Technologies

Authors:
Javier Ramírez;Uwe Meyer-Bäse;Fred Taylor;Antonio García;Antonio Lloris
Affiliations:
Department of Electronics and Computer Technology, University of Granada, Spain;Department of Electrical and Computer Engineering, Florida State University, Tallahassee, FL 32310-6046, USA;High-Speed Digital Architecture Laboratory, University of Florida, Gainesville, FL 32611-6130, USA;Department of Electronics and Computer Technology, University of Granada, Spain;Department of Electronics and Computer Technology, University of Granada, Spain
Venue:
Journal of VLSI Signal Processing Systems
Year:
2003

Citing 9
Cited 6

Residue number system arithmetic: modern applications in digital signal processing

Residue number system arithmetic: modern applications in digital signal processing
Wavelets and subband coding

Wavelets and subband coding
New Efficient Structure for a Modular Multiplier for RNS

IEEE Transactions on Computers
Implementation of RNS-Based Distributed Arithmetic Discrete Wavelet Transform Architectures Using Field-Programmable Logic

Journal of VLSI Signal Processing Systems
Implementation of a Communications Channelizer using FPGAs and RNS Arithmetic

Journal of VLSI Signal Processing Systems
Fast Combinatorial RNS Processors for DSP Applications

IEEE Transactions on Computers
Fast implementation of orthogonal wavelet filterbanks using field-programmable logic

ICASSP '99 Proceedings of the Acoustics, Speech, and Signal Processing, 1999. on 1999 IEEE International Conference - Volume 04
Design of RNS-based distributed arithmetic DWT filterbanks

ICASSP '01 Proceedings of the Acoustics, Speech, and Signal Processing, 200. on IEEE International Conference - Volume 02
Efficient realizations of the discrete and continuous wavelettransforms: from single chip implementations to mappings on SIMD arraycomputers

IEEE Transactions on Signal Processing

Fast Modulo 2^{n} - (2^{n - 2} + 1) Addition: A New Class of Adder for RNS

IEEE Transactions on Computers
IPP@HDL: efficient intellectual property protection scheme for IP cores

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Design of low hardware complexity filter banks for communications systems employing folding number system

GLOBECOM'09 Proceedings of the 28th IEEE conference on Global telecommunications
Optimized Implementation of RNS FIR Filters Based on FPGAs

Journal of Signal Processing Systems
CSD-RNS-based Single Constant Multipliers

Journal of Signal Processing Systems
Area-time efficient end-around inverted carry adders

Integration, the VLSI Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

The design of high performance, high precision, real-time digital signal processing (DSP) systems, such as those associated with wavelet signal processing, is a challenging problem. This paper reports on the innovative use of the residue number system (RNS) for implementing high-end wavelet filter banks. The disclosed system uses an enhanced index-transformation defined over Galois fields to efficiently support different wavelet filter instantiations without adding any extra cost or additional look-up tables (LUT). A selection of a small wordwidth modulus set are the keys for attaining low-complexity and high-throughput. An exhaustive comparison against existing two's complement (2C) designs for different custom IC technologies was carried out. Results reveal a performance improvement of up to 100% for high-precision RNS-based systems. These structures demonstrated to be well suited for field programmable logic (FPL) assimilation as well as for CBIC (cell-based integrated circuit) technologies.