Journal of the ACM (JACM)
High-Speed and Reduced-Area Modular Adder Structures for RNS
IEEE Transactions on Computers
Residue Number Systems: Algorithms and Architectures
Residue Number Systems: Algorithms and Architectures
Diminished-One Modulo 2^n +1 Adder Design
IEEE Transactions on Computers
U. Meyer-Baese, A. Lloris: Fast RNS FPL-based Communications Receiver Design and Implementation
FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
Implementation of RSA Algorithm Based on RNS Montgomery Multiplication
CHES '01 Proceedings of the Third International Workshop on Cryptographic Hardware and Embedded Systems
Design and Implementation of High-Performance RNS Wavelet Processors Using Custom IC Technologies
Journal of VLSI Signal Processing Systems
Efficient VLSI Implementation of Modulo (2^n=B11) Addition and Multiplication
ARITH '99 Proceedings of the 14th IEEE Symposium on Computer Arithmetic
ARITH '99 Proceedings of the 14th IEEE Symposium on Computer Arithmetic
Modulo 2n ± 1 Adder Design Using Select-Prefix Blocks
IEEE Transactions on Computers
Fast Parallel-Prefix Modulo 2^n+1 Adders
IEEE Transactions on Computers
A Regular Layout for Parallel Adders
IEEE Transactions on Computers
Efficient modulo 2n+1 adder architectures
Integration, the VLSI Journal
Residue Number Systems: Theory and Implementation
Residue Number Systems: Theory and Implementation
A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations
IEEE Transactions on Computers
How to Teach Residue Number System to Computer Scientists and Engineers
IEEE Transactions on Education
| Hi-index | 0.00 |
Novel architectures for end-around inverted carry adders are proposed in this manuscript, which use a sparse carry computation unit for deriving only some of the carries in log"2n prefix levels, while all the rest are computed in an extra one. When used for the design of modulo 2^n+1 adders, the proposed designs offer significant area and power savings compared to earlier proposals, while maintaining a high operation speed.