Memory-based computing for performance and energy improvement in multicore architectures

Authors:
Kamran Rahmani;Prabhat Mishra;Swarup Bhunia
Affiliations:
University of Florida, Gainesville, FL, USA;University of Florida, Gainesville, FL, USA;Case Western Reserve University, Cleveland, OH, USA
Venue:
Proceedings of the great lakes symposium on VLSI
Year:
2012

Citing 5
Cited 0

MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications

IEEE Transactions on Computers
A highly configurable cache architecture for embedded systems

Proceedings of the 30th annual international symposium on Computer architecture
The chimaera reconfigurable functional unit

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
The M5 Simulator: Modeling Networked Systems

IEEE Micro
CGRA express: accelerating execution using dynamic operation fusion

CASES '09 Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Memory-based computing (MBC) is promising for improving performance and energy efficiency in both data- and compute-intensive applications. In this paper, we propose a novel reconfigurable MBC framework for multicore architectures where each core uses caches for computation using Look Up Tables (LUTs). Experimental results demonstrate that on-demand memory-based computing in each core can significantly improve performance (up to 4.7X, 3.3X on average) as well as reduce energy consumption (up to 4.7X, 2X on average) in multicore architectures.