Self-aware computing in the Angstrom processor

Authors:
Henry Hoffmann;Jim Holt;George Kurian;Eric Lau;Martina Maggio;Jason E. Miller;Sabrina M. Neuman;Mahmut Sinangil;Yildiz Sinangil;Anant Agarwal;Anantha P. Chandrakasan;Srinivas Devadas
Affiliations:
MIT Computer Science and Artificial Intelligence Laboratory;MIT Computer Science and Artificial Intelligence Laboratory, and Freescale Semiconductor;MIT Computer Science and Artificial Intelligence Laboratory;MIT Computer Science and Artificial Intelligence Laboratory;Lund University;MIT Computer Science and Artificial Intelligence Laboratory;MIT Computer Science and Artificial Intelligence Laboratory;MIT Microsystems Technology Laboratories;MIT Microsystems Technology Laboratories;MIT Computer Science and Artificial Intelligence Laboratory;MIT Microsystems Technology Laboratories;MIT Computer Science and Artificial Intelligence Laboratory
Venue:
Proceedings of the 49th Annual Design Automation Conference
Year:
2012

Citing 20
Cited 5

The SPLASH-2 programs: characterization and methodological considerations

ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture
Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures

Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture
An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches

Proceedings of the 10th international conference on Architectural support for programming languages and operating systems
Guest Editor's Introduction: Creating Robust Software through Self-Adaptation

IEEE Intelligent Systems
The Vision of Autonomic Computing

Computer
Dynamically Tuning Processor Resources with Adaptive Processing

Computer
Learning-Based SMT Processor Resource Distribution via Hill-Climbing

Proceedings of the 33rd annual international symposium on Computer Architecture
Self-adaptive software: Landscape and research challenges

ACM Transactions on Autonomous and Adaptive Systems (TAAS)
Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach

Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture
PetaBricks: a language and compiler for algorithmic choice

Proceedings of the 2009 ACM SIGPLAN conference on Programming language design and implementation
Application-aware deadlock-free oblivious routing

Proceedings of the 36th annual international symposium on Computer architecture
Oblivious Routing in On-Chip Bandwidth-Adaptive Networks

PACT '09 Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques
Application heartbeats: a generic interface for specifying program performance and goals in autonomous computing environments

Proceedings of the 7th international conference on Autonomic computing
Smartlocks: lock acquisition scheduling for self-aware synchronization

Proceedings of the 7th international conference on Autonomic computing
Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
A Predictive Model for Dynamic Microarchitectural Adaptivity Control

MICRO '43 Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture
Dynamic knobs for responsive power-aware computing

Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems
Decision making in autonomic computing systems: comparison of approaches and techniques

Proceedings of the 8th ACM international conference on Autonomic computing
Multicore performance optimization using partner cores

HotPar'11 Proceedings of the 3rd USENIX conference on Hot topic in parallelism
ARCc: A case for an architecturally redundant cache-coherence architecture for large multicores

ICCD '11 Proceedings of the 2011 IEEE 29th International Conference on Computer Design

Mapping on multi/many-core systems: survey of current and emerging trends

Proceedings of the 50th Annual Design Automation Conference
The autonomic operating system research project: achievements and future directions

Proceedings of the 50th Annual Design Automation Conference
Racing and pacing to idle: an evaluation of heuristics for energy-aware resource allocation

Proceedings of the Workshop on Power-Aware Computing and Systems
A generalized software framework for accurate and efficient management of performance goals

Proceedings of the Eleventh ACM International Conference on Embedded Software
A performance-aware quality of service-driven scheduler for multicore processors

ACM SIGBED Review - Special Issue on the 3rd Embedded Operating System Workshop (EWiLi 2013)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Addressing the challenges of extreme scale computing requires holistic design of new programming models and systems that support those models. This paper discusses the Angstrom processor, which is designed to support a new Self-aware Computing (SEEC) model. In SEEC, applications explicitly state goals, while other systems components provide actions that the SEEC runtime system can use to meet those goals. Angstrom supports this model by exposing sensors and adaptations that traditionally would be managed independently by hardware. This exposure allows SEEC to coordinate hardware actions with actions specified by other parts of the system, and allows the SEEC runtime system to meet application goals while reducing costs (e.g., power consumption).