OPERAS in a DSP CAD environment

Authors:
James B. Burr;Allen M. Peterson;Gerard K. Yeh;Kallol Bagchi
Affiliations:
Space, Telecommunications, and Radioscience Laboratory, Department of Electrical Engineering, Stanford University;Space, Telecommunications, and Radioscience Laboratory, Department of Electrical Engineering, Stanford University;Space, Telecommunications, and Radioscience Laboratory, Department of Electrical Engineering, Stanford University;Space, Telecommunications, and Radioscience Laboratory, Department of Electrical Engineering, Stanford University
Venue:
EURO-DAC '94 Proceedings of the conference on European design automation
Year:
1994

Second Generation TMS20 User's Guide

Second Generation TMS20 User's Guide
IRSIM: an incremental MOS switch-level simulator

DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
Object-oriented simulation with hierarchical, modular models: intelligent agents and endomorphic systems

Object-oriented simulation with hierarchical, modular models: intelligent agents and endomorphic systems
Synergism of VLSI architecture and algorithms: the MARS VLSI system

AUSCRYPT '90 Proceedings of the sixth MIT conference on Advanced research in VLSI
Power dissipation of VLSI array processing systems

Journal of VLSI Signal Processing Systems - Special issue: 1990 Workshop on VLSI signal processing
A Synthesis Environment for Designing DSP Systems

IEEE Design & Test
Fast Prototyping of Datapath-Intensive Architectures

IEEE Design & Test
Magic: A VLSI layout system

DAC '84 Proceedings of the 21st Design Automation Conference

Hi-index	0.00