A Synthesis Environment for Designing DSP Systems

Authors:
A. E. Casavant;M. A. d'Abreu;M. Dragomirecky;D. A. Duff;J. R. Jasica;M. J. Hartman;K. S. Hwang;W. D. Smit
Affiliations:
-;-;-;-;-;-;-;-
Venue:
IEEE Design & Test
Year:
1989

Citing 6
Cited 7

Smalltalk-80: the language and its implementation

Smalltalk-80: the language and its implementation
STEM: an IC design environment based on the Smalltalk model-view-controller construct

DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
A digit-serial silicon compiler

DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference
The ADAM advanced design automation system: overview, planner and natural language interface

DAC '85 Proceedings of the 22nd ACM/IEEE Design Automation Conference
An object-oriented, procedural database for VLSI chip planning

DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
VLSI Signal Processing; A Bit-Serial Approach

VLSI Signal Processing; A Bit-Serial Approach

Automatic operator configuration in the synthesis of pipelined architectures

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
An architectural transformation program for optimization of digital systems by multi-level decomposition

DAC '93 Proceedings of the 30th international Design Automation Conference
OPERAS in a DSP CAD environment

EURO-DAC '94 Proceedings of the conference on European design automation
Automatic test generation for linear digital systems with bi-level search using matrix transform methods

ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design
A Rapid-Prototyping Environment for Digital-Signal Processors

IEEE Design & Test
DSS: A Distributed High-Level Synthesis System

IEEE Design & Test
Rapid prototyping using high density interconnects

EURO-DAC '90 Proceedings of the conference on European design automation

Quantified Score

Hi-index	0.00

Visualization

Abstract

The authors describe a high-level synthesis tool that addresses the broad range of throughput requirements inherent in all DSP (digital signal processor) systems. The primary role of this system, called FACE (flexible architecture compilation environment), is to provide a set of algorithms that adequately support architecturally specific hardware synthesis for a class of DSP applications. They first identify the shortcomings of Parsifal, an earlier synthesis system, and discuss the requirements for FACE. They examine briefly the architectural issues. They then describe FACE's synthesis algorithms.