Formal verification of pipeline conflicts in RISC processors

Authors:
Ramayya Kumar;Sofiène Tahar
Affiliations:
Forschungszentrum Informatik, Department of Automation in Circuit Design, Haid-und-Neu, Straβe 10-14, 76131 Karlsruhe, Germany;University of Karlsruhe, Institute of Computer Design and Fault Tolerance (Prof. D. Schmid), P.O. Box 6980, 76128 Karlsruhe, Germany
Venue:
EURO-DAC '94 Proceedings of the conference on European design automation
Year:
1994

The architecture of microprocessors

The architecture of microprocessors
Computer architecture: a quantitative approach

Computer architecture: a quantitative approach
Microprocessor design verification

Journal of Automated Reasoning
Introduction to HOL: a theorem proving environment for higher order logic

Introduction to HOL: a theorem proving environment for higher order logic
Structuring and automating hardware proofs in a higher-order theorem-proving environment

Formal Methods in System Design - Special issue on computer-aided verification: special methods II
Formal Verification of a Pipelined Microprocessor

IEEE Software
Implementing a Methodology for Formally Verifying RISC Processors in HOL

HUG '93 Proceedings of the 6th International Workshop on Higher Order Logic Theorem Proving and its Applications
The formal verification of generic interpreters

The formal verification of generic interpreters

Hi-index	0.00