Automating reconfiguration chain generation for SRL-Based run-time reconfiguration

Authors:
Karel Heyse;Brahim Al Farisi;Karel Bruneel;Dirk Stroobandt
Affiliations:
ELIS Department, Ghent University, Gent, Belgium;ELIS Department, Ghent University, Gent, Belgium;ELIS Department, Ghent University, Gent, Belgium;ELIS Department, Ghent University, Gent, Belgium
Venue:
ARC'12 Proceedings of the 8th international conference on Reconfigurable Computing: architectures, tools and applications
Year:
2012

Citing 4
Cited 0

Architecture and CAD for Deep-Submicron FPGAs

Architecture and CAD for Deep-Submicron FPGAs
Automatic tool flow for shift-register-LUT reconfiguration: making run-time reconfiguration fast and easy (abstract only)

Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays
Dynamic data folding with parameterizable FPGA configurations

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Layout driven synthesis of multiple scan chains

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Run-time reconfiguration (RTR) of FPGAs is mainly done using the configuration interface. However, for a certain group of designs, RTR using the shift register functionality of the LUTs is a much faster alternative than conventional RTR using the ICAP. This method requires the creation of reconfiguration chains connecting the run-time reconfigurable LUTs (SRL). In this paper, we develop and evaluate a method to generate these reconfiguration chains in an automated way so that their influence on the RTR design is minimised and the reconfiguration time is optimised. We do this by solving a constrained multiple travelling salesman problem (mTSP) based on the placement information of the run-time reconfigurable LUTs. An algorithm based on simulated annealing was developed to solve this new constrained mTSP. We show that using the proposed method, reconfiguration chains can be added with minimal influence on the clock frequency of the original design.