The design of RPM: an FPGA-based multiprocessor emulator

Authors:
Koray Öner;Luiz A. Barroso;Sasan Iman;Jaeheon Jeong;Krishnan Ramamurthy;Michel Dubois
Affiliations:
Department of Electrical Engineering - Systems, University of Southern California, Los Angeles, CA;Department of Electrical Engineering - Systems, University of Southern California, Los Angeles, CA;Department of Electrical Engineering - Systems, University of Southern California, Los Angeles, CA;Department of Electrical Engineering - Systems, University of Southern California, Los Angeles, CA;Department of Electrical Engineering - Systems, University of Southern California, Los Angeles, CA;Department of Electrical Engineering - Systems, University of Southern California, Los Angeles, CA
Venue:
FPGA '95 Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays
Year:
1995

Citing 8
Cited 9

Synchronization, Coherence, and Event Ordering in Multiprocessors

Computer
Memory coherence in shared virtual memory systems

ACM Transactions on Computer Systems (TOCS)
A Survey of Cache Coherence Schemes for Multiprocessors

Computer
The Stanford Dash Multiprocessor

Computer
DDM: A Cache-Only Memory Architecture

Computer
Multiprocessor system architectures

Multiprocessor system architectures
RPM: A Rapid Prototyping Engine for Multiprocessor Systems

Computer
SPLASH: Stanford parallel applications for shared-memory

SPLASH: Stanford parallel applications for shared-memory

RPM: A Rapid Prototyping Engine for Multiprocessor Systems

Computer
Rapid Hardware Prototyping on RPM-2

IEEE Design & Test
A practical FPGA-based framework for novel CMP research

Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays
RAMP: Research Accelerator for Multiple Processors

IEEE Micro
A complexity-effective architecture for accelerating full-system multiprocessor simulations using FPGAs

Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays
Full-system chip multiprocessor power evaluations using FPGA-based emulation

Proceedings of the 13th international symposium on Low power electronics and design
ProtoFlex: Towards Scalable, Full-System Multiprocessor Simulations Using FPGAs

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Performance evaluation of concurrently executing parallel applications on multi-processor systems

SAMOS'09 Proceedings of the 9th international conference on Systems, architectures, modeling and simulation
An FPGA-based scalable simulation accelerator for tile architectures

ACM SIGARCH Computer Architecture News

Quantified Score

Hi-index	0.00

Visualization

Abstract

Recent advances in Field-Programmable Gate Arrays (FPGA) and programmable interconnects have made it possible to build efficient hardware emulation engines. In addition, improvements in Computer-Aided Design (CAD) tools, mainly in synthesis tools, greatly simplify the design of large circuits. The RPM (Rapid Prototype Engine for Multiprocessors) Project leverages these two technological advances. Its goal is to develop a common hardware platform for the emulation of multiprocessor systems with different architectures.For cost reasons, the use of FPGAs in RPM is limited to the memory controllers, while the rest of the emulator, including the processors, memories and interconnect, is built with off-the-shelf components. A flexible non-intrusive event logging mechanism is included at all levels of the memory hierarchy, making it possible to monitor the emulation in very fine detail. This paper presents the hardware design of RPM.