Synthesis of signal processing structured datapaths for FPGAs supporting RAMs and busses

Authors:
Baher Haroun;Behzad Sajjadi
Affiliations:
Department of Electrical and Computer Engineering, Concordia University, 1455 de Maisonneuve Blvd. W., Montreal, Quebec H3G 1M8;Department of Electrical and Computer Engineering, Concordia University, 1455 de Maisonneuve Blvd. W., Montreal, Quebec H3G 1M8
Venue:
FPGA '95 Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays
Year:
1995

Citing 3
Cited 0

Optimal allocation and binding in high-level synthesis

DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
Cathedral-III: Architecture-driven high-level synthesis for high throughput DSP applications

DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
Fast Prototyping of Datapath-Intensive Architectures

IEEE Design & Test

Quantified Score

Hi-index	0.00

Visualization

Abstract

A novel approach is presented for transforming a given scheduled and bound signal processing algorithm for a multiplexer based datapath to a BUS/RAM based FPGA datapath. A datapath model is introduced that allows maximum flexibility in scheduling bus transfers independent of operation scheduling. A novel integer linear programming (ILP) formulation that optimally selects and assigns data-transfers to busses while scheduling the bus transfers to minimize a linear combination of the number of busses, bus loading in terms of tristate drivers and fanout, registers and register file storage (RAM) locations. We demonstrate that our resulting optimal datapaths compare favorably to others for signal processing synthesis benchmarks such as: single and multiple elliptic filter and fast discrete-cosine-transform (FDCT).