De-blocking filter design for HEVC and H.264/AVC
PCM'12 Proceedings of the 13th Pacific-Rim conference on Advances in Multimedia Information Processing
135-MHz 258-K gates VLSI design for all-intra H.264/AVC scalable video encoder
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A Very High Throughput Deblocking Filter for H.264/AVC
Journal of Signal Processing Systems
Variability-aware architecture level optimization techniques for robust nanoscale chip design
Computers and Electrical Engineering
| Hi-index | 0.43 |
In this paper, a novel hardware architecture for real-time implementation of the adaptive deblocking filtering process specified by the H.264/AVC video coding standard, is presented. The deblocking filter is a computationally and data intensive tool resulting in an increased execution time of both the encoding and decoding processes. The proposed architecture is based on a double- filter strategy that results in a significant saving in filtering cycles, memory requirements and gate count when compared with state-of-the-art approaches. The proposed architecture is implemented in synthesizable HDL at RTL level and verified with the reference software. This hardware is designed to be used as part of a complete H.264/A VC video coding system.