Fast Intra Prediction Mode Decision Algorithm for H.264/AVC Video Coding Standard
IIH-MSP '07 Proceedings of the Third International Conference on International Information Hiding and Multimedia Signal Processing (IIH-MSP 2007) - Volume 02
A 140-MHz 94 K gates HD1080p 30-frames/s intra-only profile H.264 encoder
IEEE Transactions on Circuits and Systems for Video Technology
Implementation of High Efficient CAVLC Encoder for H.264/AVC
PCSPA '10 Proceedings of the 2010 First International Conference on Pervasive Computing, Signal Processing and Applications
An Efficient Double-Filter Hardware Architecture for H.264/AVC Deblocking Filtering
IEEE Transactions on Consumer Electronics
Fast mode decision algorithm for intraprediction in H.264/AVC video coding
IEEE Transactions on Circuits and Systems for Video Technology
Overview of the Scalable Video Coding Extension of the H.264/AVC Standard
IEEE Transactions on Circuits and Systems for Video Technology
A Fast Mode Decision Algorithm and Its VLSI Design for H.264/AVC Intra-Prediction
IEEE Transactions on Circuits and Systems for Video Technology
A Five-Stage Pipeline, 204 Cycles/MB, Single-Port SRAM-Based Deblocking Filter for H.264/AVC
IEEE Transactions on Circuits and Systems for Video Technology
An Efficient VLSI Architecture for Transform-Based Intra Prediction in H.264/AVC
IEEE Transactions on Circuits and Systems for Video Technology
A Low-Power High-Performance H.264/AVC Intra-Frame Encoder for 1080pHD Video
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
| Hi-index | 0.00 |
To satisfy the video application diversities, an extension of H.264/advanced video coding (AVC), called scalable video coding (SVC), is designed to provide multiple demanded video data via a single video encoder. However, constructed on the fundamental of H.264/AVC, the complexity of SVC is much higher than that of H.264/AVC. In this paper, a VLSI design for all-intra scalable video encoder is proposed to aim at efficient scalable video encoding. First, the memory bandwidth requirements for several encoding methods are analyzed to find out the best encoding method which can achieve best tradeoff between internal memory usage and external memory access. Afterward, an all-intra SVC encoder combined with several advanced techniques, including fast intra prediction algorithm, efficient syntax element encoding approach in context-adaptive variable-length coding, and hardware-efficient techniques, are implemented in a macroblock (MB)-level pipeline to increase data throughput. Implementation results demonstrate that our proposed SVC encoder can process more than 594-k MBs per second, which is equivalent to the summation of 60 high-definition, 1080-p, SD 480-p, and common intermediate format frames under 135-MHz working frequency. The proposed design consumes 258-K gate counts when synthesized by 90-nm CMOS technology.