Behavioral modeling of pipeline ADC building blocks

Authors:
Jesús Ruiz-Amaya;Manuel Delgado-Restituto;Ángel Rodríguez-Vázquez
Affiliations:
Institute of Microelectronics of Sevilla, Universidad de Sevilla, Sevilla, Spain;Institute of Microelectronics of Sevilla, Universidad de Sevilla, Sevilla, Spain;Institute of Microelectronics of Sevilla, Universidad de Sevilla, Sevilla, Spain
Venue:
International Journal of Circuit Theory and Applications
Year:
2012

Citing 6
Cited 3

Graeffe's, Chebyshev-like, and Cardinal's processes for splitting a polynomial into factors

Journal of Complexity - Special issue for the Foundations of Computational Mathematics conference, Rio de Janeiro, Brazil, Jan. 1997
Analysis and Design of Analog Integrated Circuits

Analysis and Design of Analog Integrated Circuits
Behavioral modeling of Opamp gain and dynamic effectsfor power optimization of Delta-Sigma modulators and pipelined ADCs

Proceedings of the 2006 international symposium on Low power electronics and design
Data Converters

Data Converters
Design of Analog CMOS Integrated Circuits

Design of Analog CMOS Integrated Circuits
Accurate settling-time modeling and design procedures for two-stage miller-compensated amplifiers for switched-capacitor circuits

IEEE Transactions on Circuits and Systems Part I: Regular Papers

A 1.2 V 10-bit 60-MS/s 23 mW CMOS pipeline ADC with 0.67 pJ/conversion-step and on-chip reference voltages generator

Analog Integrated Circuits and Signal Processing
Behavioral model of folded and interpolated ADCs for test evaluation-Case study: Structural DfT method

Microelectronics Journal
Simulink behavioral modeling of a 10-bit pipelined ADC

International Journal of Automation and Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents accurate behavioral models for the basic building blocks of pipeline data converters with emphasis on the MDAC circuit. These models take into account major circuit-level non-idealities, including small- and large-signal effects, as well as the impact of switch-on resistance effects and thermal noise contributions. The behavioral models have been validated against transistor-level simulations under different scenarios, showing in all cases a worst-case deviation of 0.3 bit effective resolution. Copyright © 2011 John Wiley & Sons, Ltd.