TIGER: an efficient timing-driven global router for gate array and standard cell layout design

Authors:
Xianlong Hong;Tianxiong Xue;Jin Huang;Chung-Kuan Cheng;E. S. Kuh
Affiliations:
Dept. of Comput. Sci. & Technol., Tsinghua Univ., Beijing;-;-;-;-
Venue:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Year:
2006

Citing 0
Cited 13

An Efficient Hierarchical Timing-Driven Steiner Tree Algorithm for Global Routing

ASP-DAC '02 Proceedings of the 2002 Asia and South Pacific Design Automation Conference
SSTT: efficient local search for GSI global routing

Journal of Computer Science and Technology
CNB: a critical-network-based timing optimization method for standard cell global routing

Journal of Computer Science and Technology
Equidistance routing in high-speed VLSI layout design

Proceedings of the 14th ACM Great Lakes symposium on VLSI
A coupling and crosstalk considered timing-driven global routing algorithm for high performance circuit design

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Timing-constrained congestion-driven global routing

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Equidistance routing in high-speed VLSI layout design

Integration, the VLSI Journal - Special issue: ACM great lakes symposium on VLSI
UTACO: a unified timing and congestion optimizing algorithm for standard cell global routing

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
A novel timing-driven global routing algorithm considering coupling effects for high performance circuit design

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Timing driven track routing considering coupling capacitance

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
A coupling and crosstalk-considered timing-driven global routing algorithm for high-performance circuit design

Integration, the VLSI Journal
A new and efficient approach for estimating the accurate time-domain response of single and capacitive coupled distributed RC interconnects

Microelectronics Journal
Equidistance routing in high-speed VLSI layout design

Integration, the VLSI Journal - Special issue: ACM great lakes symposium on VLSI

Quantified Score

Hi-index	0.03

Visualization

Abstract

In this paper, we propose an efficient timing-driven global router, TIGER, for gate array and standard cell layout design. Unlike other conventional global routing techniques, interconnection delays are modeled and included during the routing and rerouting process in order to minimize the maximum channel density for gate arrays or the total track number for standard cells, as well as to satisfy the timing constraints in TIGER. The timing-driven global routing problem is formulated as a multiterminal, multicommodity network flow problem with integer flows under additional timing constraints. Two novel performance-driven Steiner tree algorithms are proposed to generate the initial global routing trees. A critical-path-based timing analysis method is used to guarantee the satisfaction of timing constraints. Experimental results based on MCNC (ISCAS) benchmarks show that TIGER can obtain better results than or comparable results with TimberWolf 5.6