Automated Synthesis of Data Paths in Digital Systems

Authors:
Chia-Jeng Tseng;D. P. Siewiorek
Affiliations:
-;-
Venue:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Year:
2006

Citing 0
Cited 12

Storage requirement estimation for data intensive applications with partially fixed execution ordering

CODES '00 Proceedings of the eighth international workshop on Hardware/software codesign
Detection of partially simultaneously alive signals in storage requirement estimation for data intensive applications

Proceedings of the 38th annual Design Automation Conference
Automated data dependency size estimation with a partially fixed execution ordering

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
A dynamic and reliability-driven scheduling algorithm for parallel real-time jobs executing on heterogeneous clusters

Journal of Parallel and Distributed Computing
On the design of communication-aware fault-tolerant scheduling algorithms for precedence constrained tasks in grid computing systems with dedicated communication devices

Journal of Parallel and Distributed Computing
High level synthesis of integrated heterogeneous pipelined processing elements for DSP applications

Computers and Electrical Engineering
Resource estimation for heterogeneous computing

Future Generation Computer Systems
A unified approach for scheduling and allocation

Integration, the VLSI Journal
Feedback-Based global instruction scheduling for GPGPU applications

ICCSA'12 Proceedings of the 12th international conference on Computational Science and Its Applications - Volume Part I
Honeycomb: an application-driven online adaptive reconfigurable hardware architecture

International Journal of Reconfigurable Computing - Special issue on Selected Papers from the Symposium on Integrated Circuits and Systems Design (SBCCI 2011)
A two-phase scheduling method with the consideration of task clustering for earth observing satellites

Computers and Operations Research
Algorithms for TSV resource sharing and optimization in designing 3D stacked ICs

Integration, the VLSI Journal

Quantified Score

Hi-index	0.03

Visualization

Abstract

This paper presents a unifying procedure, called Facet, for the automated synthesis of data paths at the register-transfer level. The procedure minimizes the number of storage elements, data operators, and interconnection units. A design generator named Emerald, based on Facet, was developed and implemented to facilitate extensive experiments with the methodology. The input to the design generator is a behavioral description which is viewed as a code sequence. Emerald provides mechanisms for interactively manipulating the code sequence. Different forms of the code sequence are mapped into data paths of different cost and speed. Data paths for the behavioral descriptions of the AM2910, the AM2901, and the IBM System/370 were produced and analyzed. Designs for the AM2910 and the AM2901 are compared with commercial designs. Overall, the total number of gates required for Emerald's designs is about 15 percent more than the commercial designs. The design space spanned by the behavioral specification of the AM2901 is extensively explored.