A performance model for ATM switches with general packet length distributions
IEEE/ACM Transactions on Networking (TON)
Performance evaluation of new scheduling methods for the RR/RR CICQ switch
Computer Communications
On the speedup required for combined input- and output-queued switching
Automatica (Journal of IFAC)
Circular window control schemes in fast packet switches
Computer Communications
| Hi-index | 0.07 |
A general model is presented to study the performance of a family of space-domain packet switches, implementing both input and output queuing and varying degrees of speedup. Based on this model, the impact of the speedup factor on the switch performance is analyzed. In particular, the maximum switch throughput, and the average system delay for any given degree of speedup are obtained. The results demonstrate that the switch can achieve 99% throughput with a modest speedup factor of four. Packet blocking probability for systems with finite buffers can also be derived from this model, and the impact of buffer allocation on blocking probability is investigated. Given a fixed buffer budget, this analysis obtains an optimal placement of buffers among input and output ports to minimize the blocking probability. The model is also extended to cover a nonhomogeneous system, where traffic intensity at each input varies and destination distribution is not uniform. Using this model, the effect of traffic imbalance on the maximum switch throughput is studied. It is seen that input imbalance has a more adverse effect on throughput than output imbalance