Design Tradeoffs and Hardware Architecture for Real-Time Iterative MIMO Detection using Sphere Decoding and LDPC Coding

Authors:
Hyungjin Kim;D. -U. Lee;J. D. Villasenor
Affiliations:
Electr. Eng. Dept., Univ. of California, Los Angeles, CA;-;-
Venue:
IEEE Journal on Selected Areas in Communications
Year:
2008

Citing 0
Cited 3

Algorithm and hardware complexity reduction techniques for k-best sphere decoders

Proceedings of the 20th symposium on Great lakes symposium on VLSI
A low-area flexible MIMO detector for WiFi/WiMAX standards

Proceedings of the Conference on Design, Automation and Test in Europe
Area-Efficient Antenna-Scalable MIMO Detector for K-best Sphere Decoding

Journal of Signal Processing Systems

Quantified Score

Hi-index	0.07

Visualization

Abstract

We explore the performance and hardware complexity tradeoffs associated with performing iterative multiple- input multiple-output (MIMO) detection using a sphere decoder and a low-density parity-check (LDPC) decoder. Iterations are performed both within the LDPC decoder as well as via an outer iteration loop through which refined soft information is fed back from the LDPC decoder to a MIMO detector. A hardware architecture and associated implementation results on Xilinx Virtex-5 field programmable gate array for a 4 x 4 QPSK MIMO system are presented. The system offers a performance improvement of approximately 1 dB over systems without the outer iteration loop, and provides an information bit throughput that ranges from 60 to 300 megabits per second when a length 1944 rate 1/2 LDPC code is used.