A low-power VLSI architecture for full-search block-matching motion estimation

Authors:
V. L. Do;K. Y. Yun
Affiliations:
Dept. of Electr. & Comput. Eng., California Univ., San Diego, La Jolla, CA;-
Venue:
IEEE Transactions on Circuits and Systems for Video Technology
Year:
1998

Citing 0
Cited 11

An Integrated Systolic Array Design for Video Compression

Journal of VLSI Signal Processing Systems
EFBLA: A Two-Phase Matching Algorithm for Fast Motion Estimation

PCM '02 Proceedings of the Third IEEE Pacific Rim Conference on Multimedia: Advances in Multimedia Information Processing
An Efficient Successive Elimination Algorithm for Block-Matching Motion Estimation

DCC '00 Proceedings of the Conference on Data Compression
A New Efficient Block-Matching Algorithm for Motion Estimation

Journal of VLSI Signal Processing Systems
Survey on Block Matching Motion Estimation Algorithms and Architectures with New Results

Journal of VLSI Signal Processing Systems
Energy-efficient acceleration of MPEG-4 compression tools

EURASIP Journal on Embedded Systems
A speed-area optimization of full search block matching hardware with applications in high-definition TVs (HDTV)

HiPC'07 Proceedings of the 14th international conference on High performance computing
A content-motion-aware motion estimation for quality-stationary video coding

EURASIP Journal on Advances in Signal Processing
A fast partial distortion elimination algorithm using selective matching scan

ISCIS'06 Proceedings of the 21st international conference on Computer and Information Sciences
A fast full search algorithm for motion estimation using priority of matching scan

ICIAR'06 Proceedings of the Third international conference on Image Analysis and Recognition - Volume Part I
A fast PDE algorithm using adaptive matching scan order for real-time video coding

ICIAR'10 Proceedings of the 7th international conference on Image Analysis and Recognition - Volume Part I

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents an architectural enhancement to reduce the power consumption of the full-search block-matching (FSBM) motion estimation. Our approach is based on eliminating unnecessary computation using conservative approximation. Augmenting the estimation technique to a conventional systolic-architecture-based VLSI motion estimation reduces the power consumption by a factor of 2, while still preserving the optimal solution and the throughput. A register-transfer level implementation as well as simulation results on benchmark video clips are presented