Designing Fast Fourier Transform Accelerators for Orthogonal Frequency-Division Multiplexing Systems

Authors:
Waqar Hussain;Fabio Garzia;Tapani Ahonen;Jari Nurmi
Affiliations:
Department of Computer Systems, Tampere University of Technology, Tampere, Finland 33101;Department of Computer Systems, Tampere University of Technology, Tampere, Finland 33101;Department of Computer Systems, Tampere University of Technology, Tampere, Finland 33101;Department of Computer Systems, Tampere University of Technology, Tampere, Finland 33101
Venue:
Journal of Signal Processing Systems
Year:
2012

Citing 3
Cited 0

MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications

IEEE Transactions on Computers
PACT XPP—A Self-Reconfigurable Data Processing Architecture

The Journal of Supercomputing
An Area Efficient FFT/IFFT Processor for MIMO-OFDM WLAN 802.11n

Journal of Signal Processing Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Designing accelerators for the real-time computation of Fast Fourier Transform (FFT) algorithms for state-of-the-art Orthogonal Frequency-Division Multiplexing (OFDM) demodulators has always been challenging. We have scaled-up a template-based Coarse-Grain Reconfigurable Array device for faster FFT processing that generates special purpose accelerators based on the user input. Using a basic and a scaled-up version, we have generated a radix-4 and mixed-radix (2, 4) FFT accelerator to process different length and types of algorithms. Our implementation results show that these accelerators satisfy not only the execution time requirements of FFT processing for Single Input Single Output (SISO) wireless standards that are IEEE-802.11 a/g and 3GPP-LTE but also for Multiple Input Multiple Output (MIMO) IEEE-802.11n standard.