Theoretical Computer Science
Symbolic model checking for real-time systems
Information and Computation
Event-clock automata: a determinizable class of timed automata
Theoretical Computer Science
The time and state relationships in simulation modeling
Communications of the ACM - Special issue on simulation modeling and statistical computing
GDEVS: A generalized discrete event specification for accurate modeling of dynamic systems
Transactions of the Society for Computer Simulation International
Theory of Modelling and Simulation
Theory of Modelling and Simulation
Theory of Modeling and Simulation
Theory of Modeling and Simulation
Time-Constrained Automata (Extended Abstract)
CONCUR '91 Proceedings of the 2nd International Conference on Concurrency Theory
FORWARD AND BACKWARD SIMULATIONS PART II: TIMING-BASED SYSTEMS
FORWARD AND BACKWARD SIMULATIONS PART II: TIMING-BASED SYSTEMS
Investigating Ontologies for Simulation Modeling
ANSS '04 Proceedings of the 37th annual symposium on Simulation
Reducing the state space of incompletely specified timed Moore machines
SpringSim '10 Proceedings of the 2010 Spring Simulation Multiconference
ISTSM: incompletely specified timed sequential machines (Work-in-Progress)
Proceedings of the 2011 Symposium on Theory of Modeling & Simulation: DEVS Integrative M&S Symposium
Proceedings of the 2011 Symposium on Theory of Modeling & Simulation: DEVS Integrative M&S Symposium
Proceedings of the 2012 Symposium on Theory of Modeling and Simulation - DEVS Integrative M&S Symposium
| Hi-index | 0.00 |
In this paper, we propose a hierarchy of discrete event formalisms beginning with an untimed formalism and ending with the most expressive of them: the DEVS formalism. This hierarchy is intended to facilitate the specification of models in a design process or to allow a progressive analysis of real systems to be easily done.