The potential of Fe-FET for robust design under variations: A compact modeling study

  • Authors:
  • Chi-Chao Wang;Yun Ye;Yu Cao

  • Affiliations:
  • Department of Electrical Engineering, Arizona State University, P.O. Box 875706, Tempe, AZ 85287-5706, United States;Department of Electrical Engineering, Arizona State University, P.O. Box 875706, Tempe, AZ 85287-5706, United States;Department of Electrical Engineering, Arizona State University, P.O. Box 875706, Tempe, AZ 85287-5706, United States

  • Venue:
  • Microelectronics Journal
  • Year:
  • 2012

Quantified Score

Hi-index 0.00

Visualization

Abstract

Semiconductor devices with self-feedback mechanisms are considered as a promising alternative to traditional CMOS, in order to achieve faster operation and lower switching energy. Examples include IMOS and FBFET that are operated in a non-equilibrium condition to rapidly generate mobile carriers. More recently, Fe-FET was proposed to improve the switching by integrating a ferroelectric material as gate insulator in a MOSFET structure. Under particular circumstance, ferroelectric capacitance is effectively negative, due to the negative slope of its polarization-electrical field (P-E) curve. This property makes the ferroelectric layer a voltage amplifier to boost surface potential, achieving fast transition. In this paper, a new threshold voltage model is developed to capture the feedback of negative capacitance and IV characteristics of Fe-FET. It is further revealed that the impact of random dopant fluctuation (RDF) on leakage variability can be significantly suppressed in Fe-FET, by tuning the thickness of the ferroelectric layer.