Analytical approaches for performance evaluation of networks-on-chip

Authors:
Abbas Eslami Kiasari;Axel Jantsch;Marco Bekooij;Alan Burns;Zhonghai Lu
Affiliations:
KTH Royal Institute of Technology, Stockholm, Sweden;KTH Royal Institute of Technology, Stockholm, Sweden;University of Twente, Enschede, Netherlands;University of York, York, United Kingdom;KTH Royal Institute of Technology, Stockholm, Sweden
Venue:
Proceedings of the 2012 international conference on Compilers, architectures and synthesis for embedded systems
Year:
2012

Citing 9
Cited 0

Performance Guarantees in Communication Networks

Performance Guarantees in Communication Networks
Efficient computation of buffer capacities for cyclo-static dataflow graphs

Proceedings of the 44th annual Design Automation Conference
Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching

NOCS '08 Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip
Stochastic Network Calculus

Stochastic Network Calculus
Monotonicity and run-time scheduling

EMSOFT '09 Proceedings of the seventh ACM international conference on Embedded software
Real-Time Systems and Programming Languages: Ada, Real-Time Java and C/Real-Time POSIX

Real-Time Systems and Programming Languages: Ada, Real-Time Java and C/Real-Time POSIX
Analysis of worst-case delay bounds for on-chip packet-switching networks

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Simultaneous budget and buffer size computation for throughput-constrained task graphs

Proceedings of the Conference on Design, Automation and Test in Europe
The earlier the better: a theory of timed actor interfaces

Proceedings of the 14th international conference on Hybrid systems: computation and control

Quantified Score

Hi-index	0.00

Visualization

Abstract

This tutorial reviews four popular mathematical formalisms -- dataflow analysis, schedulability analysis, network calculus, and queueing theory -- and how they have been applied to the analysis of Network-on-Chip (NoC) performance. We review the basic concepts and results of each formalism and provide examples of how they have been used in on-chip communication performance analysis. The tutorial also discusses the respective strengths and weaknesses of each formalism, their suitability for a specific purpose, and the attempts that have been made to bridge these analytical approaches. Finally, we conclude the tutorial by discussing open research issues.