Lucky scheduling for energy-efficient heterogeneous multi-core systems

Authors:
Vinicius Petrucci;Orlando Loques;Daniel Mossé
Affiliations:
Universidade Federal Fluminense, Brazil;Universidade Federal Fluminense, Brazil;University of Pittsburgh
Venue:
HotPower'12 Proceedings of the 2012 USENIX conference on Power-Aware Computing and Systems
Year:
2012

Citing 11
Cited 1

Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors

IEEE Micro
Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction

Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
Dynamic thread assignment on heterogeneous multiprocessor architectures

Proceedings of the 3rd conference on Computing frontiers
Lottery scheduling: flexible proportional-share resource management

OSDI '94 Proceedings of the 1st USENIX conference on Operating Systems Design and Implementation
HASS: a scheduler for heterogeneous multicore systems

ACM SIGOPS Operating Systems Review
Maximizing power efficiency with asymmetric multicore systems

Communications of the ACM - Finding the Fun in Computer Science Education
Bias scheduling in heterogeneous multi-core architectures

Proceedings of the 5th European conference on Computer systems
Contention aware execution: online contention detection and response

Proceedings of the 8th annual IEEE/ACM international symposium on Code generation and optimization
Leveraging workload diversity through OS scheduling to maximize performance on single-ISA heterogeneous multicore systems

Journal of Parallel and Distributed Computing
Efficient interaction between OS and architecture in heterogeneous platforms

ACM SIGOPS Operating Systems Review
QuickIA: Exploring heterogeneous architectures on real prototypes

HPCA '12 Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture

Energy-aware thread co-location in heterogeneous multicore processors

Proceedings of the Eleventh ACM International Conference on Embedded Software

Quantified Score

Hi-index	0.00

Visualization

Abstract

Heterogeneous multi-core processors with big/high-performance and small/low-power cores have been proposed as an alternative design to improve energy efficiency over traditional homogeneous multi-cores. We make the case for proportional-share scheduling of threads in heterogeneous processor cores aimed at improving combined energy efficiency and performance. Our thread scheduling algorithm, lucky, is based on lottery scheduling and has been implemented using Linux performance monitoring and thread-to-core affinity capabilities at user-level. Our preliminary results show that lucky scheduling can provide better performance and energy savings over state-of-the-art heterogeneous-aware scheduling techniques.