ECO cost measurement and incremental gate sizing for late process changes

Authors:
John Lee;Puneet Gupta
Affiliations:
University of California at Los Angeles;University of California at Los Angeles
Venue:
ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special section on adaptive power management for energy and temperature-aware computing systems
Year:
2013

Citing 6
Cited 0

Linear programming for sizing, Vth and Vdd assignment

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
Efficient timing-driven incremental routing for VLSI circuits using DFS and localized slack-satisfaction computations

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Digital Circuit Optimization via Geometric Programming

Operations Research
ECO timing optimization using spare cells

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
New placement prediction and mitigation techniques for local routing congestion

Proceedings of the International Conference on Computer-Aided Design
ECO-System: Embracing the Change in Placement

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Changes in the manufacturing process parameters may create timing violations in a design, making it necessary to perform an engineering change order (ECO) to correct these problems. We present a framework for performing incremental gate sizing for process changes late in the design cycle, and a method for creating initial designs that are robust to late process changes. This includes a method for measuring and estimating ECO cost and for transforming these costs into linear programming optimization problems. In the case of ECOs, the method reduces ECO costs on average, by 89% in changed area compared to a leading commercial tool. Furthermore, the robust initial designs are, on average, 55% less likely to need redesign in the future.