Triple-threshold static power minimization in high-level synthesis of VLSI CMOS

Authors:
Harry I. A. Chen;Edward K. W. Loo;James B. Kuo;Marek J. Syrzycki
Affiliations:
School of Engineering Science, Simon Fraser University, Burnaby, BC, Canada;School of Engineering Science, Simon Fraser University, Burnaby, BC, Canada;Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan;School of Engineering Science, Simon Fraser University, Burnaby, BC, Canada
Venue:
PATMOS'07 Proceedings of the 17th international conference on Integrated Circuit and System Design: power and timing modeling, optimization and simulation
Year:
2007

Citing 4
Cited 0

Design and optimization of dual-threshold circuits for low-voltage low-power applications

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Leakage Current: Moore's Law Meets Static Power

Computer
Power Reduction Technique Using Multi-vt Libraries

IWSOC '05 Proceedings of the Fifth International Workshop on System-on-Chip for Real-Time Applications
Design and optimization of multithreshold CMOS (MTCMOS) circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we present a new static power minimization technique exploiting the use of triple-threshold CMOS standard cell libraries in 90nm technology. Using static timing analysis, we determine the timing requirements of cells and place cells with low and standard threshold voltages in the critical paths. Cells with a high threshold voltage are placed in non-critical paths to minimize the static power with no overall timing degradation. From the timing and power analysis, we determine the optimal placement of high, standard and low threshold voltage cells. Using three different threshold voltages, an optimized triple-threshold 16-bit multiplier design featured 90% less static power compared to the pure low-threshold design and 54% less static power compared to the dual-threshold design.