Improvement of trace-driven I-Cache timing attack on the RSA algorithm

Authors:
Caisen Chen;Tao Wang;Yingzhan Kou;Xiaocen Chen;Xiong Li
Affiliations:
Department of Information Engineering, Ordnance Engineering College, Shijiazhuang 050003, China and Academy of Armored Force Engineering, Beijing 100072, China;Department of Information Engineering, Ordnance Engineering College, Shijiazhuang 050003, China;Department of Information Engineering, Ordnance Engineering College, Shijiazhuang 050003, China;Department of Optical and Electrical Engineering, Ordnance Engineering College, Shijiazhuang 050003, China;School of Computer Science and Engineering, Hunan University of Science and Technology, Xiangtan 411201, China
Venue:
Journal of Systems and Software
Year:
2013

Citing 16
Cited 0

Handbook of Applied Cryptography

Handbook of Applied Cryptography
Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems

CRYPTO '96 Proceedings of the 16th Annual International Cryptology Conference on Advances in Cryptology
Remote timing attacks are practical

SSYM'03 Proceedings of the 12th conference on USENIX Security Symposium - Volume 12
On the power of simple branch prediction analysis

ASIACCS '07 Proceedings of the 2nd ACM symposium on Information, computer and communications security
Side channel cryptanalysis of product ciphers

Journal of Computer Security
Cheap Hardware Parallelism Implies Cheap Security

FDTC '07 Proceedings of the Workshop on Fault Diagnosis and Tolerance in Cryptography
Micro-Architectural Cryptanalysis

IEEE Security and Privacy
Reconstructing RSA Private Keys from Random Key Bits

CRYPTO '09 Proceedings of the 29th Annual International Cryptology Conference on Advances in Cryptology
Cache-Timing Template Attacks

ASIACRYPT '09 Proceedings of the 15th International Conference on the Theory and Application of Cryptology and Information Security: Advances in Cryptology
Finding a small root of a bivariate integer equation; factoring with high bits known

EUROCRYPT'96 Proceedings of the 15th annual international conference on Theory and application of cryptographic techniques
Advances on access-driven cache attacks on AES

SAC'06 Proceedings of the 13th international conference on Selected areas in cryptography
A vulnerability in RSA implementations due to instruction cache analysis and its demonstration on OpenSSL

CT-RSA'08 Proceedings of the 2008 The Cryptopgraphers' Track at the RSA conference on Topics in cryptology
Correcting errors in RSA private keys

CRYPTO'10 Proceedings of the 30th annual conference on Advances in cryptology
New results on instruction cache attacks

CHES'10 Proceedings of the 12th international conference on Cryptographic hardware and embedded systems
Cache attacks and countermeasures: the case of AES

CT-RSA'06 Proceedings of the 2006 The Cryptographers' Track at the RSA conference on Topics in Cryptology
Predicting secret keys via branch prediction

CT-RSA'07 Proceedings of the 7th Cryptographers' track at the RSA conference on Topics in Cryptology

Quantified Score

Hi-index	0.00

Visualization

Abstract

The previous I-Cache timing attacks on the RSA algorithm which exploit the instruction path of a cipher are mostly proof-of-concept, and it is harder to put them into practice than D-Cache timing attacks. We propose a trace-driven timing attack model on the RSA algorithm via spying on the whole I-Cache, instead of the partial instruction cache to which the multiplication function mapped, by analyzing the complications in the previous I-Cache timing attack on the RSA algorithm. Then, an improved analysis algorithm of the exponent using the characteristic of the window size in SWE algorithm is provided, which could further reduce the search space of the key bits than the former. We further demonstrate how to recover the private key d from the scattered known bits of d"p and d"q, through demonstrating some conclusions and validating it by experimentation. In addition, an error detection mechanism to detect some erroneous decisions of the operation sequences is provided to reduce the number of the erroneous recovered bits, and improve the precision of decision. We implement an I-Cache timing attack on RSA of OpenSSL in a practical environment, the experimental results show that the feasibility and effectiveness of I-Cache timing attack can be improved.