A generalised parallel architecture for image based algorithms

Authors:
G. J. Vaudin;G. R. Nudd;T. J. Atherton;S. C. Clippingdale;N. D. Francis;R. M. Howarth;D. J. Kerbyson;R. A. Packwood;D. Walton
Affiliations:
Department of Computer Science, University of Warwick, Coventry, UK;Department of Computer Science, University of Warwick, Coventry, UK;Department of Computer Science, University of Warwick, Coventry, UK;Department of Computer Science, University of Warwick, Coventry, UK;Department of Computer Science, University of Warwick, Coventry, UK;Department of Computer Science, University of Warwick, Coventry, UK;Department of Computer Science, University of Warwick, Coventry, UK;Department of Computer Science, University of Warwick, Coventry, UK;Department of Computer Science, University of Warwick, Coventry, UK
Venue:
EGGH'89 Proceedings of the Fourth Eurographics conference on Advances in Computer Graphics Hardware
Year:
1989

Citing 7
Cited 0

Communicating sequential processes

Communicating sequential processes
The connection machine

The connection machine
Cellular logic image processing

Cellular logic image processing
A survey of commercial parallel processors

ACM SIGARCH Computer Architecture News - Special Issue: Architectural Support for Operating Systems
AMT DAP—a processor array in a workstation environment

Computer Systems Science and Engineering
The Geometry Engine: A VLSI Geometry System for Graphics

SIGGRAPH '82 Proceedings of the 9th annual conference on Computer graphics and interactive techniques
Design of a Massively Parallel Processor

IEEE Transactions on Computers

Quantified Score

Hi-index	0.00

Visualization

Abstract

Real time image generation and image understanding require levels of computing power, that are beyond that available from conventional sequential machines. Current commercially available systems aimed at this area make use of special purpose hardware to achieve the necessary throughput, but these systems can only achieve their performance for a restricted set of algorithms that are implemented in the hardware. A programmable general purpose parallel machine offers the possibility to achieve the required performance without restricting the choice of algorithm. Unfortunately it is by no means clear which parallel architecture should be used. Many general purpose parallel architectures have been proposed but none has proved universally applicable, their problem being that their performance tends to be highly dependent on the algorithms that are being used, and it is therefore difficult to claim any of them are truly general purpose. However parallel machines can still be highly effective in specific problem areas where the class of algorithm is known. Our aim has been to design a parallel machine that is optimised for image based algorithms in both graphics and image understanding. The architecture is not limited to a specific set of algorithms, but is instead optimised towards a class of algorithms which we believe are representative of image based algorithms. This has not been a paper study, but has resulted in us implementing such an architecture. We have achieved this by making use of industry standard components and integrating them into a system level architectural design. Also we have where possible used industry standard programming languages to program our machine.