IEEE Computer Graphics and Applications
The accumulation buffer: hardware support for high-quality rendering
SIGGRAPH '90 Proceedings of the 17th annual conference on Computer graphics and interactive techniques
Accurate Rendering by Subpixel Addressing
IEEE Computer Graphics and Applications
Hardware-Assisted Polygon Antialiasing
IEEE Computer Graphics and Applications
IEEE Computer Graphics and Applications
An Architecture for a High Performance Rendering Engine
Rendering, Visualization and Rasterization Hardware (Eurographics'91 Workshop)
SIGGRAPH '83 Proceedings of the 10th annual conference on Computer graphics and interactive techniques
| Hi-index | 0.00 |
Today's interactive 3D-applications on PCs demand efficient hardware support for functionality, e.g. shading and texture mapping. In this paper, I present an ASIC that integrates most of the 3D-related functionality defined in Intel's de-facto standard 3DR. As the chip was designed for real time environmental simulation systems, the main focus has been on texture mapping, which provides the most natural appearance at a moderate effort level. To avoid artifacts during texture mapping, the chip performs bi-or tri-linear blending on a MIPmap structure. Texture addresses are calculated perspective correct. A crucial problem concerning the tri-linear blending is the necessary data bandwidth between ASIC and the texture buffer. Therefore, I discuss several memory types and architectures for the texture buffer depending on performance, price and board space requirements. A short overview of different system architectures using the ASIC concludes the paper.