Optimization of on-chip switched-capacitor DC-DC converters for high-performance applications

Authors:
Pingqiang Zhou;Won Ho Choi;Bongjin Kim;Chris H. Kim;Sachin S. Sapatnekar
Affiliations:
University of Minnesota, Minneapolis, MN;University of Minnesota, Minneapolis, MN;University of Minnesota, Minneapolis, MN;University of Minnesota, Minneapolis, MN;University of Minnesota, Minneapolis, MN
Venue:
Proceedings of the International Conference on Computer-Aided Design
Year:
2012

Citing 3
Cited 1

Hierarchical analysis of power distribution networks

Proceedings of the 37th Annual Design Automation Conference
A Complete Phase-Locked Loop Power Consumption Model

Proceedings of the conference on Design, automation and test in Europe
Tradeoff analysis and optimization of power delivery networks with on-chip voltage regulation

Proceedings of the 47th Design Automation Conference

Placement optimization of power supply pads based on locality

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

On-chip switched-capacitor (SC) DC-DC converters have recently been demonstrated in silicon for high-performance applications such as multicore processors. The efficiency of the power delivery system using SC converters is a major concern, but this has not been addressed at the system level in prior research. This work develops models for the efficiency of such a system as a function of size and layout of the SC converters, and proposes an approach to optimize the size and layout of the SC converter to minimize power loss. The efficiency of these techniques is demonstrated on both homogenous and heterogenous multicore chips.