A Complete Phase-Locked Loop Power Consumption Model

Authors:
D. Duarte;N. Vijaykrishnan;M. Irwin
Affiliations:
Department of CSE, The Pennsylvania State University, University Park, PA;Department of CSE, The Pennsylvania State University, University Park, PA;Department of CSE, The Pennsylvania State University, University Park, PA
Venue:
Proceedings of the conference on Design, automation and test in Europe
Year:
2002

Citing 0
Cited 4

Energy-conscious compilation based on voltage scaling

Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems
A system level energy model and energy-quality evaluation for integrated transceiver front-ends

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Minimum power-consumption estimation in ROM-based DDFS for frequency-hopping ultralow-power transmitters

IEEE Transactions on Circuits and Systems Part I: Regular Papers
Optimization of on-chip switched-capacitor DC-DC converters for high-performance applications

Proceedings of the International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.00

Visualization

Abstract