Architectural enhancements in Stratix V™

Authors:
David Lewis;David Cashman;Mark Chan;Jeffery Chromczak;Gary Lai;Andy Lee;Tim Vanderhoek;Haiming Yu
Affiliations:
Altera, Toronto, ON, Canada;Altera, Toronto, ON, Canada;Altera, San Jose, CA, USA;Altera, Toronto, ON, Canada;Altera, San Jose, CA, USA;Altera, San Jose, CA, USA;Altera, Toronto, ON, Canada;Altera, San Jose, CA, USA
Venue:
Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays
Year:
2013

Citing 8
Cited 0

Constrained clock shifting for field programmable gate arrays

FPGA '02 Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays
Architecture and CAD for Deep-Submicron FPGAs

Architecture and CAD for Deep-Submicron FPGAs
The stratixπ routing and logic architecture

FPGA '03 Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays
Clocking and clocked storage elements in a multi-gigahertz environment

IBM Journal of Research and Development
Skew-programmable clock design for FPGA and skew-aware placement

Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays
Multiple Bit Upset Tolerant Memory Using a Selective Cycle Avoidance Based SEC-DED-DAEC Code

VTS '07 Proceedings of the 25th IEEE VLSI Test Symmposium
Architectural enhancements in Stratix-III™ and Stratix-IV™

Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays
Latch-Based Performance Optimization for FPGAs

FPL '11 Proceedings of the 2011 21st International Conference on Field Programmable Logic and Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper describes architectural enhancements in the Altera Stratix-V" FPGA architecture, built on a 28nm TSMC process, together with the data supporting those choices. Among the key features are time borrowing flip-flops, a doubling of the number of flip-flops per LUT compared to previous Stratix architectures, a simplified embedded 20kb dual-port RAM block, and error correction that can correct up to 8 adjacent errors. Arithmetic performance is significantly improved using a fast adder with two levels of multi-bit skip. We also describe how the routing architecture and layout is optimized for the 28nm process to take advantage of a wider range of wire thicknesses offered on the different layers, and improvements in performance and routability are obtained without dramatic changes to the repeated floorplan of the logic plus routing fabric.