Joint Uplink and Downlink Performance Profiling of LTE Protocol Processing on a Mobile Platform

Authors:
David Szczesny;Sebastian Hessel;Anas Showk;Attila Bilgic;Uwe Hildebrand;Valerio Frascolla
Affiliations:
Ruhr-Universität Bochum, Germany;Ruhr-Universität Bochum, Germany;Ruhr-Universität Bochum, Germany;Ruhr-Universität Bochum, Germany;Comneon GmbH, Germany;Comneon GmbH, Germany
Venue:
International Journal of Embedded and Real-Time Communication Systems
Year:
2010

Citing 10
Cited 1

Efficient Modeling of Preemption in a Virtual Prototype

RSP '00 Proceedings of the 11th IEEE International Workshop on Rapid System Prototyping (RSP 2000)
From algorithm to first 3.5G call in record time: a novel system design approach based on virtual prototyping and its consequences for interdisciplinary system design teams

Proceedings of the conference on Design, automation and test in Europe
Observations on power-efficiency trends in mobile communication devices

EURASIP Journal on Embedded Systems
3G Evolution, Second Edition: HSPA and LTE for Mobile Broadband

3G Evolution, Second Edition: HSPA and LTE for Mobile Broadband
Acceleration of the L4/Fiasco microkernel using scratchpad memory

Proceedings of the First Workshop on Virtualization in Mobile Computing
On-the-fly hardware acceleration for protocol stack processing in next generation mobile devices

CODES+ISSS '09 Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis
On the Design of a Suitable Hardware Platform for Protocol Stack Processing in LTE Terminals

CSE '09 Proceedings of the 2009 International Conference on Computational Science and Engineering - Volume 02
On the way towards fourth-generation mobile: 3GPP LTE and LTE-advanced

EURASIP Journal on Wireless Communications and Networking - 3GPP LTE and LTE Advanced
Embedded System Design: Modeling, Synthesis and Verification

Embedded System Design: Modeling, Synthesis and Verification
Multi-core for mobile phones

Proceedings of the Conference on Design, Automation and Test in Europe

Energy-efficient hardware architectures for the packet data convergence protocol in LTE-advanced mobile terminals

VLSI Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

This article provides a detailed profiling of the layer 2 L2 protocol processing for 3G successor Long Term Evolution LTE. For this purpose, the most processing intensive part of the LTE L2 data plane is executed on top of a virtual ARM based mobile phone platform. The authors measure the execution times as well as the maximum data rates at different system setups. The profiling is done for uplink UL and downlink DL directions separately as well as in a joint UL and DL scenario. As a result, the authors identify time critical algorithms in the protocol stack and check to what extent state-of-the-art hardware platforms with a single-core processor and traditional hardware acceleration concepts are still applicable for protocol processing in LTE and beyond LTE mobile devices.