Compaction of test response at self-testing in the programmable logic matrices

Authors:
G. P. Aksenova
Affiliations:
Trapeznikov Institute of Control Sciences, Russian Academy of Sciences, Moscow, Russia
Venue:
Automation and Remote Control
Year:
2013

Citing 6
Cited 0

The method of parallel-sequential built-in self-testing in integrated circuits of the type SFPGAS

Automation and Remote Control
High volume diagnosis in memory BIST based on compressed failure data

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Single and variable-state-skip LFSRs: bridging the gap between test data compression and test set embedding for IP cores

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - Special section on the ACM IEEE international conference on formal methods and models for codesign (MEMOCODE) 2009
Control-ready architecture for self-testing in programmable logical matrix structures

Automation and Remote Control
X-compact: an efficient response compaction technique

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Test Response Compaction via Output Bit Selection

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Consideration was given to a controllable architecture enabling easy, simple and prompt self-testing in the programmable logic matrix. An approach was proposed to reduce the amount of self-testing hardware by compacting the test response by mod 2 convolution schemes through reconfiguration of the subject of diagnosis programmed in the matrix and using its standard connections.