Letters: A simple programmable axonal delay scheme for spiking neural networks

Authors:
Thomas Dowrick;Steve Hall;Liam Mcdaid
Affiliations:
Department of Electrical Engineering and Electronics, University of Liverpool, Brownlow Hill, Liverpool L69 3GJ, UK;Department of Electrical Engineering and Electronics, University of Liverpool, Brownlow Hill, Liverpool L69 3GJ, UK;Intelligent Systems Research Centre, University of Ulster, Magee Campus, Derry BT 487JL, Northern Ireland, UK
Venue:
Neurocomputing
Year:
2013

Citing 3
Cited 0

The Retinomorphic Approach: Pixel-Parallel Adaptive Amplification,Filtering, and Quantization

Analog Integrated Circuits and Signal Processing
Evaluating the generalisation capability of a CMOS based synapse

Neurocomputing
Analog implementation of pulse-coupled neural networks

IEEE Transactions on Neural Networks

Quantified Score

Hi-index	0.01

Visualization

Abstract

The paper addresses the need for a compact axonal delay circuit for analogue hardware neural networks. The delay is implemented using the charging of a capacitive node via a pMOSFET operating in sub-threshold. The duration of the delay can be programmed by adjusting the associated MOSFET gate voltage and delays spanning five orders of magnitude, between microseconds and tens of milliseconds are shown experimentally. A model is reported that allows for prediction of the delay. This analysis is supported by experimental results from circuits fabricated in AMS 0.35@mm CMOS. An approach for integration of the axon circuit into a neuron circuit is also considered, where both single and burst spikes are possible.