Retiming synchronous circuitry with imprecise delays

Authors:
I. Karkowski;R. H. J. M. Otten
Affiliations:
Delft University of Technology, Faculty of Electrical Engineering, Mekelweg 4, 2628 CD Delft, The Netherlands;Delft University of Technology, Faculty of Electrical Engineering, Mekelweg 4, 2628 CD Delft, The Netherlands
Venue:
DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Year:
1995

Probabilistic Loop Scheduling for Applications with Uncertain Execution Time

IEEE Transactions on Computers
Properties and Algorithms for Unfolding of Probabilistic Data-Flow Graphs

Journal of VLSI Signal Processing Systems
Layout aware retiming

GLSVLSI '01 Proceedings of the 11th Great Lakes symposium on VLSI
An Automatic Hardware-Software Partitioner Based on the Possibilistic Programming.

EDTC '96 Proceedings of the 1996 European conference on Design and Test
Retiming with Interconnect and Gate Delay

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Retiming: Theory and practice

Integration, the VLSI Journal
Design exploration framework under impreciseness based on register-constrained inclusion scheduling

ASIAN'04 Proceedings of the 9th Asian Computing Science conference on Advances in Computer Science: dedicated to Jean-Louis Lassez on the Occasion of His 5th Cycle Birthday

Hi-index	0.00