Dynamic partial reconfigurable Viterbi decoder for wireless standards

Authors:
C. Vennila;Alok Kumar Patel;G. Lakshminarayanan;Seok-Bum Ko
Affiliations:
Department of ECE, National Institute of Technology, Tiruchirappalli, India;Department of ECE, National Institute of Technology, Tiruchirappalli, India;Department of ECE, National Institute of Technology, Tiruchirappalli, India;Department of Electrical and Computer Engineering, University of Saskatchewan, Canada
Venue:
Computers and Electrical Engineering
Year:
2013

Citing 4
Cited 0

A dynamically reconfigurable adaptive viterbi decoder

FPGA '02 Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays
A reconfigurable, power-efficient adaptive Viterbi decoder

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A Viterbi decoder architecture for a standard-agile and reprogrammable transceiver

Integration, the VLSI Journal
Error bounds for convolutional codes and an asymptotically optimum decoding algorithm

IEEE Transactions on Information Theory

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, a high speed and low power runtime dynamically reconfigurable Viterbi decoder architecture with constraint lengths 3-7 with different code rates is proposed for different wireless standards. The proposed architecture uses an improved modular implementation of Add Compare Select (ACS) and Trace back units to obtain high speed. With a throughput of 81Mbps, the architecture is suitable for use in receivers of 802.11a wireless local area network, 3G cellular code division multiple access environments, UMTS and EDGE. The proposed architecture gives high performance without any pipelining or parallelism in ACS and shows at least 13% throughput and 5x power improvement over the reported architectures. To verify the efficacy of this dynamic partial reconfigurable (DPR) Viterbi decoder method, a conventional multiplexer based reconfigurable architecture was designed and tested. DPR based technique shows 27% of resource saving and the reconfiguration time is reduced about 1/9 compared to the static reconfiguration.