Mixed Mode VLSI Implementation of a Neural Associative Memory
Analog Integrated Circuits and Signal Processing
Genetic algorithms for object recognition in a complex scene
ICIP '95 Proceedings of the 1995 International Conference on Image Processing (Vol.2)-Volume 2 - Volume 2
Two-Dimensional PCA: A New Approach to Appearance-Based Face Representation and Recognition
IEEE Transactions on Pattern Analysis and Machine Intelligence
An improved face recognition technique based on modular PCA approach
Pattern Recognition Letters
Real-Valued Pattern Classification Based on Extended Associative Memory
ENC '04 Proceedings of the Fifth Mexican International Conference in Computer Science
Fuzzy Models and Algorithms for Pattern Recognition and Image Processing (The Handbooks of Fuzzy Sets)
Pattern recognition using type-II fuzzy sets
Information Sciences—Informatics and Computer Science: An International Journal
FPGA Implementation of Parallel Alpha-Beta Associative Memories
ICIAR '08 Proceedings of the 5th international conference on Image Analysis and Recognition
PSIVT'07 Proceedings of the 2nd Pacific Rim conference on Advances in image and video technology
Associative memories applied to image categorization
CIARP'06 Proceedings of the 11th Iberoamerican conference on Progress in Pattern Recognition, Image Analysis and Applications
An FPGA power aware design flow
PATMOS'06 Proceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
Radar HRRP target recognition based on higher order spectra
IEEE Transactions on Signal Processing
Face recognition with radial basis function (RBF) neural networks
IEEE Transactions on Neural Networks
Face recognition by independent component analysis
IEEE Transactions on Neural Networks
| Hi-index | 0.00 |
In this paper, an efficient FPGA-based architecture for Extended Associative Memories (EAM) focused on the classification stage of an image recognition system for real-time applications is presented. The EAM training phase is only used during the generation of associative memory, completed this task, this module is disconnected from the system; for this reason the hardware architecture of this module was designed for optimize the FPGA resource usage. On the other hand, the EAM can be part of a system requiring working in real time, such a perception system for a mobile robot or a personal identification system; for this reason, the hardware architecture of EAM classification phase was designed for obtaining high processing speeds. Experimental results show high performance of our proposal when altered versions of the images used to train the memory are presented.