A Taxonomy and Evaluation of Dense Two-Frame Stereo Correspondence Algorithms
International Journal of Computer Vision
Non-parametric Local Transforms for Computing Visual Correspondence
ECCV '94 Proceedings of the Third European Conference-Volume II on Computer Vision - Volume II
Segment-Based Stereo Matching Using Belief Propagation and a Self-Adapting Dissimilarity Measure
ICPR '06 Proceedings of the 18th International Conference on Pattern Recognition - Volume 03
A Real-Time Occlusion Aware Hardware Structure for Disparity Map Computation
ICIAP '09 Proceedings of the 15th International Conference on Image Analysis and Processing
FPGA Design and Implementation of a Real-Time Stereo Vision System
IEEE Transactions on Circuits and Systems for Video Technology
Algorithm and Architecture of Disparity Estimation With Mini-Census Adaptive Support Weight
IEEE Transactions on Circuits and Systems for Video Technology
Edge-Directed Hardware Architecture for Real-Time Disparity Map Computation
IEEE Transactions on Computers
| Hi-index | 0.00 |
The computational complexity of disparity estimation algorithms and the need of large size and bandwidth for the external and internal memory make the real-time processing of disparity estimation challenging, especially for High Resolution (HR) images. This paper proposes a hardware-oriented adaptive window size disparity estimation (AWDE) algorithm and its real-time reconfigurable hardware implementation that targets HR video with high quality disparity results. The proposed algorithm is a hybrid solution involving the Sum of Absolute Differences and the Census cost computation methods to vote and select the best suitable disparity candidates. It utilizes a pixel intensity based refinement step to remove faulty disparity computations. The AWDE algorithm dynamically adapts the window size considering the local texture of the image to increase the disparity estimation quality. The proposed reconfigurable hardware of the AWDE algorithm enables handling 60 frames per second on Virtex-5 FPGA at a 1024×768 XGA video resolution for a 120 pixel disparity range.1