DMPDS: a fast motion estimation algorithm targeting high resolution videos and its FPGA implementation

Authors:
Gustavo Sanchez;Felipe Sampaio;Marcelo Porto;Sergio Bampi;Luciano Agostini
Affiliations:
Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil;Microelectronics Group, Federal University of Rio Grande do Sul, Porto Alegre, Brazil;Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas and Microelectronics Group, Federal University of Rio Grande do Sul, Porto Alegre, Brazil;Microelectronics Group, Federal University of Rio Grande do Sul, Porto Alegre, Brazil;Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil
Venue:
International Journal of Reconfigurable Computing
Year:
2012

Citing 9
Cited 0

Video Codec Design: Developing Image and Video Compression Systems

Video Codec Design: Developing Image and Video Compression Systems
A configurable motion estimation architecture for block-matching algorithms

IEEE Transactions on Circuits and Systems for Video Technology
A high-performance three-engine architecture for H.264/AVC fractional motion estimation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A high-throughput hardware architecture for the H.264/AVC half-pixel motion estimation targeting high-definition videos

International Journal of Reconfigurable Computing - Special issue on selected papers from the southern programmable logic conference (SPL2010)
An efficient ME architecture for high definition videos using the new MPDS algorithm

Proceedings of the 24th symposium on Integrated circuits and systems design
Dynamically variable step search motion estimation algorithm and a dynamically reconfigurable hardware for its implementation

IEEE Transactions on Consumer Electronics
Hybrid parallel motion estimation architecture based on fast top-winners search algorithm

IEEE Transactions on Consumer Electronics
A new diamond search algorithm for fast block-matching motion estimation

IEEE Transactions on Image Processing
A Hardware-Efficient Multi-Resolution Block Matching Algorithm and its VLSI Architecture for High Definition MPEG-Like Video Encoders

IEEE Transactions on Circuits and Systems for Video Technology

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a new fastmotion estimation (ME) algorithm targeting high resolution digital videos and its efficient hardware architecture design. The new Dynamic Multipoint Diamond Search (DMPDS) algorithm is a fast algorithm which increases the ME quality when compared with other fast ME algorithms. The DMPDS achieves a better digital video quality reducing the occurrence of local minima falls, especially in high definition videos. The quality results show that the DMPDS is able to reach an average PSNR gain of 1.85 dB when compared with the well-known Diamond Search (DS) algorithm. When compared to the optimum results generated by the Full Search (FS) algorithm the DMPDS shows a lose of only 1.03 dB in the PSNR. On the other hand, the DMPDS reached a complexity reduction higher than 45 times when compared to FS. The quality gains related to DS caused an expected increase in the DMPDS complexity which uses 6.4-times more calculations than DS. The DMPDS architecture was designed focused on high performance and low cost, targeting to process Quad Full High Definition (QFHD) videos in real time (30 frames per second). The architecture was described in VHDL and synthesized to Altera Stratix 4 and Xilinx Virtex 5 FPGAs. The synthesis results show that the architecture is able to achieve processing rates higher than 53 QFHD fps, reaching the real-time requirements. The DMPDS architecture achieved the highest processing rate when compared to related works in the literature. This high processing rate was obtained designing an architecture with a high operation frequency and low numbers of cycles necessary to process each block.