Brief announcement: between all and nothing - versatile aborts in hardware transactional memory

Authors:
Stephan Diestelhorst;Martin Nowack;Michael Spear;Christof Fetzer
Affiliations:
TU Dresden, Dresden, Germany;TU Dresden, Dresden, Germany;Lehigh University, Bethlehem, PA, USA;TU Dresden, Dresden, Germany
Venue:
Proceedings of the twenty-fifth annual ACM symposium on Parallelism in algorithms and architectures
Year:
2013

Citing 8
Cited 0

Transactional memory: architectural support for lock-free data structures

ISCA '93 Proceedings of the 20th annual international symposium on computer architecture
Virtualizing Transactional Memory

Proceedings of the 32nd annual international symposium on Computer Architecture
Supporting nested transactional memory in logTM

Proceedings of the 12th international conference on Architectural support for programming languages and operating systems
Nonblocking transactions without indirection using alert-on-update

Proceedings of the nineteenth annual ACM symposium on Parallel algorithms and architectures
Dependence-aware transactional memory for increased concurrency

Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture
Rock: A High-Performance Sparc CMT Processor

IEEE Micro
ASF: AMD64 Extension for Lock-Free Data Structures and Transactional Memory

MICRO '43 Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture
Transactional Memory Architecture and Implementation for IBM System Z

MICRO-45 Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

Hardware Transactional Memory (HTM) implementations are becoming available in commercial, off-the-shelf components. While generally comparable, some implementations deviate from the strict all-or-nothing property of pure Transactional Memory. We analyse these deviations and find that with small modifications, they can be used to accelerate and simplify both transactional and non-transactional programming constructs. At the heart of our extensions we enable access to the transaction's full register state in the abort handler in an existing HTM without extending the architectural register state. Access to the full register state enables applications in both transactional and non-transactional parallel programming: hybrid transactional memory; transactional escape actions; transactional suspend/resume; and alert-on-update.