A nonbinary LDPC decoder architecture with adaptive message control

Authors:
Weiguo Tang;Jie Huang;Lei Wang;Shengli Zhou
Affiliations:
Department of Electrical and Computer Engineering, University of Connecticut, Storrs, CT;Department of Electrical and Computer Engineering, University of Connecticut, Storrs, CT;Department of Electrical and Computer Engineering, University of Connecticut, Storrs, CT;Department of Electrical and Computer Engineering, University of Connecticut, Storrs, CT
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2012

Citing 6
Cited 0

Good Codes Based on Very Sparse Matrices

Proceedings of the 5th IMA Conference on Cryptography and Coding
An efficient VLSI architecture for nonbinary LDPC decoders

IEEE Transactions on Circuits and Systems II: Express Briefs
High-throughput LDPC decoders

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Multi-Gb/s LDPC code design and implementation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Multi-Gb/s LDPC code design and implementation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Nonbinary LDPC Coding for Multicarrier Underwater Acoustic Communication

IEEE Journal on Selected Areas in Communications

Quantified Score

Hi-index	0.00

Visualization

Abstract

A new decoder architecture for nonbinary low-density parity-check (LDPC) codes is presented in this paper to reduce the hardware operational complexity in VLSI implementations. The low decoding complexity is achieved by employing adaptive message control (AMC) that dynamically trims the message length of belief information to reduce the amount of memory accesses and arithmetic operations. To implement the proposed AMC, we develop the architecture of a horizontal sequential nonbinary LDPC decoder. Key components in the architecture have been designed with the consideration of variable message lengths to leverage the benefit of the proposed AMC. Simulation results demonstrate that the proposed nonbinary LDPC decoder architecture can significantly reduce hardware operations and power consumption as compared with existing work with negligible performance degradation.