Challenges in verifying an integrated 3D design

  • Authors:
  • Tsunwai Gary Yip;Chuan Yung Hung;Venu Iyengar

  • Affiliations:
  • Rambus Inc., Sunnyvale, California;Rambus Inc., Sunnyvale, California;Rambus Inc., Sunnyvale, California

  • Venue:
  • DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
  • Year:
  • 2012

Quantified Score

Hi-index 0.00

Visualization

Abstract

The integrated 3D configuration considered in this study includes a silicon die on one side of an organic interposer and a different die on the other side. The three parts are from three different design environments, each has its own database and description language not compatible with the other two. The incompatibility triggered a search for a new methodology for the physical verification of the 3D configuration. Application scripts were developed and successfully used to verify the physical connections within the complex design of the interposer, which accommodates 1600 signals and 12,000 traces for connecting the signals between the two chips. The layout of 56,000 vias for power and signal was also verified to meet the requirements for the manufacturing of the organic interposer.