Layout-aware optimization of STT MRAMs

Authors:
Sumeet Kumar Gupta;Sang Phill Park;Niladri Narayan Mojumder;Kaushik Roy
Affiliations:
Purdue University, West Lafayette IN;Purdue University, West Lafayette IN;Purdue University, West Lafayette IN;Purdue University, West Lafayette IN
Venue:
DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
Year:
2012

Citing 2
Cited 4

Design paradigm for robust spin-torque transfer magnetic RAM (STT MRAM) from circuit/architecture perspective

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Bit-Cell Level Optimization for Non-volatile Memories Using Magnetic Tunnel Junctions and Spin-Transfer Torque Switching

IEEE Transactions on Nanotechnology

STT-RAM designs supporting dual-port accesses

Proceedings of the Conference on Design, Automation and Test in Europe
DWM-TAPESTRI - an energy efficient all-spin cache using domain wall shift based writes

Proceedings of the Conference on Design, Automation and Test in Europe
ADAMS: asymmetric differential STT-RAM cell structure for reliable and high-performance applications

Proceedings of the International Conference on Computer-Aided Design
Unleashing the potential of MLC STT-RAM caches

Proceedings of the International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present a layout-aware optimization methodology for spin-transfer torque (STT) MRAMs, considering the dependence of cell area on the access transistor width (WFET), number of fingers in the access transistor and the metal pitch of bit- and source-lines. It is shown that for WFET less than a critical value (~7 times the minimum feature length), one-finger transistor yields minimum cell area. For large WFET, minimum cell area is achieved with a two-finger transistor. We also show that for a range of WFET, the cell area is limited by the metal pitch of bit- and source-lines. As a result, in the metal pitch limited (MPL) region, WFET can be increased with no change in the cell area. We analyze the impact of increase in WFET in the MPL region on the write margin and cell tunneling magneto-resistance (CTMR) of different genres of STT MRAMs. We consider conventional STT MRAM cells in the standard and reverse-connected configurations and STT MRAMs with tilted magnetic anisotropy for the analysis. By increasing WFET from the minimum to the maximum value in the MPL region (at iso-cell area) and reducing read voltage to achieve iso-read disturb margin, 2X improvement in write margin and 27% improvement in CTMR is achieved for the reverse-connected STT MRAM. Similar trends are observed for other STT MRAM cells.