Data filter cache with word selection cache for low power embedded processor

Authors:
Ju Hee Choi;Jong Wook Kwak;Seong Tae Jhang;Chu Shik Jhon
Affiliations:
Seoul National University Gwanak-ro, Gwanak-gu, Seoul, Korea;Yeungnam University, Gyeogsangbuk-do, Korea;The University of Suwon Bongdam-eup, Hwaseong-si, Gyeonggi-do, Korea;Seoul National University Gwanak-ro, Gwanak-gu, Seoul, Korea
Venue:
Proceedings of the 2013 Research in Adaptive and Convergent Systems
Year:
2013

Citing 14
Cited 0

The filter cache: an energy efficient memory structure

MICRO 30 Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture
Instruction fetch energy reduction using loop caches for embedded applications with small tight loops

ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design
Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers

ISCA '90 Proceedings of the 17th annual international symposium on Computer Architecture
Reducing set-associative cache energy via way-prediction and selective direct-mapping

Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture
Energy efficient frequent value data cache design

Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture
HotSpot cache: joint temporal and spatial locality exploitation for i-cache energy reduction

Proceedings of the 2004 international symposium on Low power electronics and design
Location cache: a low-power L2 cache system

Proceedings of the 2004 international symposium on Low power electronics and design
A predictive decode filter cache for reducing power consumption in embedded processors

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Zero-content augmented caches

Proceedings of the 23rd international conference on Supercomputing
Zero-Value Caches: Cancelling Loads that Return Zero

PACT '09 Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques
Characterization and exploitation of narrow-width loads: the narrow-width cache approach

CASES '10 Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems
Computer Architecture, Fifth Edition: A Quantitative Approach

Computer Architecture, Fifth Edition: A Quantitative Approach
The gem5 simulator

ACM SIGARCH Computer Architecture News
Revisiting level-0 caches in embedded processors

Proceedings of the 2012 international conference on Compilers, architectures and synthesis for embedded systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Filter cache was proposed to reduce power consumption. The proposers inserted a small and fast cache, which is called Filter Cache, between core and L1 cache. Filter cache reduced the number of accesses to L1 cache and a significant power savings is achieved. However, because the performance loss is so severe, many researchers should adopt some components which alleviate execution delay. In this paper, we revisit the original filter cache system and identify that employing filter cache does not degrade the system performance in the modern computer system. In base of the analysis, we propose Data Filter Cache system with Word Selection Cache(DWSC) as a new solution. Because tag matching of the L1 cache occurs simultaneously with access to the filter cache, the DWSC does not suffer performance loss. The result shows that our proposal achieves the 75.9% energy savings with respect to the baseline system.