Evaluating multi-port frame buffer designs for a mesh-connected multicomputer

  • Authors:
  • Gordon Stoll;Bin Wei;Douglas Clark;Edward W. Felten;Kai Li;Patrick Hanrahan

  • Affiliations:
  • Department of Computer Science, Princeton University;Department of Computer Science, Princeton University;Department of Computer Science, Princeton University;Department of Computer Science, Princeton University;Department of Computer Science, Princeton University;Department of Computer Science, Stanford University

  • Venue:
  • ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture
  • Year:
  • 1995

Quantified Score

Hi-index 0.00

Visualization

Abstract

Multicomputers can be effectively used for interactive graphics rendering only if there are mechanisms available to rapidly composite and transfer images to an external display device. One method for achieving the necessary bandwidth for this operation is to provide multiple high-bandwidth ports into a frame buffer. In this paper, we evaluate the design space of a multiport frame buffer design for the Intel Paragon mesh routing network. We use an instrumented rendering system to capture the graphics operations needed for rendering a number of three-dimensional scenes; we then use those workloads as input to test programs running on the Paragon to estimate the performance of our hardware. Our experiments consider three major design questions: how many network ports the frame buffer needs, whether Z-Buffering should be done in hardware on the frame buffer or in software on the computing nodes, and whether the design alternatives are scalable.