Timing optimization by bit-level arithmetic transformations

Authors:
Luc Rijnders;Zohair Sahraoui;Paul Six;Hugo De Man
Affiliations:
IMEC, Kapeldreef 75, B-3001 Leuven, Belgium;IMEC, Kapeldreef 75, B-3001 Leuven, Belgium;IMEC, Kapeldreef 75, B-3001 Leuven, Belgium;Katholieke Universiteit Leuven and IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
Venue:
EURO-DAC '95/EURO-VHDL '95 Proceedings of the conference on European design automation
Year:
1995

Citing 3
Cited 1

Graph-Based Algorithms for Boolean Function Manipulation

IEEE Transactions on Computers
A depth-decreasing heuristic for combinational logic: or how to convert a ripple-carry adder into a carry-lookahead adder or anything in-between

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
'Overturned-Stairs' Adder Trees and Multiplier Design

IEEE Transactions on Computers - Special issue on computer arithmetic

Bit-level arithmetic optimization for carry-save additions

ICCAD '99 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design

Quantified Score

Hi-index	0.00

Visualization

Abstract