Implementing an interconnection network based on crossbar topology for parallel applications in MPSoC

  • Authors:

  • Fábio Gonçalves Pessanha;Luiza de Macedo Mourelle;Nadia Nedjah;Luneque Del Rio de Souza e Silva Júnior

  • Affiliations:

  • Department of Electronics Engineering and Telecommunications, Faculty of Engineering, State University of Rio de Janeiro, Brazil;Department of Systems Engineering and Computation, Faculty of Engineering, State University of Rio de Janeiro, Brazil;Department of Electronics Engineering and Telecommunications, Faculty of Engineering, State University of Rio de Janeiro, Brazil;Pos-Graduation Program on Systems Engineering and Computation, Federal University of Rio de Janeiro, Brazil

  • Venue:
  • ICCSA'13 Proceedings of the 13th international conference on Computational Science and Its Applications - Volume 1
  • Year:
  • 2013

Quantified Score

Hi-index 0.00

Visualization

Abstract

Multi-Processor System on Chip (MPSoC) offers a set of processors, embedded in one single chip. A parallel application can, then, be scheduled to each processor, in order to accelerate its execution. One problem in MPSoCs is the communication between processors, necessary to run the application. The shared memory provides the means to exchange data. In order to allow for non-blocking parallelism, we based the interconnection network in the crossbar topology. In this kind of interconnection, processors have full access to their own memory module simultaneously. On the other hand, processors can address the whole memory. One processor accesses the memory module of another processor only when it needs to retrieve data generated by the latter. This paper presents the specification and modeling of an interconnection network based on crossbar topology. The aim of this work is to investigate the performance characteristics of a parallel application running on this platform.