Flow-control machines: the structured execution architecture (SXA)
ACM SIGARCH Computer Architecture News
Address and data register separation on the M68000 family
ACM SIGARCH Computer Architecture News
Physical limitations of a computer
ACM SIGARCH Computer Architecture News
MSIM: an improved microcode simulator
ACM SIGCSE Bulletin
The present state of historical content in computer science texts: a concern
ACM SIGCSE Bulletin
Multiple uses of Internet in the classroom
3C ON-LINE
ACM Transactions on Architecture and Code Optimization (TACO)
Pep8CPU: a programmable simulator for a central processing unit
Proceedings of the 38th SIGCSE technical symposium on Computer science education
Cache coherency communication cost in a NoC-based MPSoC platform
Proceedings of the 20th annual conference on Integrated circuits and systems design
Speeding-up multiprocessors running DBMS workloads through coherence protocols
International Journal of High Performance Computing and Networking
An e-learning environment based on open-source software
TELE-INFO'05 Proceedings of the 4th WSEAS International Conference on Telecommunications and Informatics
A robot in every classroom: robots and functional programming across the curriculum
Proceedings of the 2008 international workshop on Functional and declarative programming in education
Abstraction and extensibility in digital logic simulation software
Proceedings of the 40th ACM technical symposium on Computer science education
JLS/JLSCircuitTester: a comprehensive logic design and simulation tool
Koli '08 Proceedings of the 8th International Conference on Computing Education Research
Logic programming for combinatorial problems
Artificial Intelligence Review
Illustrating CPU design concepts with DLSim 3
FIE'09 Proceedings of the 39th IEEE international conference on Frontiers in education conference
The pep/8 memory tracer: visualizing activation records on the run-time stack
Proceedings of the 41st ACM technical symposium on Computer science education
PRADA: a high-performance reconfigurable parallel architecture based on the dataflow model
International Journal of High Performance Systems Architecture
Four-layer framework for combinatorial optimization problems domain
Advances in Engineering Software
Flash memory in embedded Java programs
Proceedings of the 9th International Workshop on Java Technologies for Real-Time and Embedded Systems
An effective educational module for Booth's multiplication algorithm
Journal of Computing Sciences in Colleges
An information-theoretic approach to estimate the capacity of processing units
Performance Evaluation
Proceedings of the 12th Koli Calling International Conference on Computing Education Research
ICCSA'13 Proceedings of the 13th international conference on Computational Science and Its Applications - Volume 1
| Hi-index | 0.00 |