Analysis of computing and energy performance of multicore, NUMA, and manycore platforms for an irregular application

Authors:
Márcio Castro;Emilio Francesquini;Thomas M. Nguélé;Jean-François Méhaut
Affiliations:
Institute of Informatics, UFRGS, Brazil;University of São Paulo, Brazil and University of Grenoble, France;University of Yaoundé, Cameroon;University of Grenoble, France
Venue:
IA^3 '13 Proceedings of the 3rd Workshop on Irregular Applications: Architectures and Algorithms
Year:
2013

Citing 11
Cited 0

Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors

IEEE Micro
Locality and Loop Scheduling on NUMA Multiprocessors

ICPP '93 Proceedings of the 1993 International Conference on Parallel Processing - Volume 02
Spending Moore's dividend

Communications of the ACM - Security in the Browser
The low-power architecture approach towards exascale computing

Proceedings of the second workshop on Scalable algorithms for large-scale systems
Power-Management Architecture of the Intel Microarchitecture Code-Named Sandy Bridge

IEEE Micro
Energy- and Cost-Efficiency Analysis of ARM-Based Clusters

CCGRID '12 Proceedings of the 2012 12th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (ccgrid 2012)
Comparing the power and performance of Intel's SCC to state-of-the-art CPUs and GPUs

ISPASS '12 Proceedings of the 2012 IEEE International Symposium on Performance Analysis of Systems & Software
Time-to-Solution and Energy-to-Solution: A Comparison between ARM and Xeon

WAMCA '12 Proceedings of the 2012 Third Workshop on Applications for Multi-Core Architecture
Measuring energy consumption for short code paths using RAPL

ACM SIGMETRICS Performance Evaluation Review
Energy efficiency vs. performance of the numerical solution of PDEs: An application study on a low-power ARM-based cluster

Journal of Computational Physics
Performance analysis of HPC applications on low-power embedded platforms

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

The exponential growth in processor performance seems to have reached a turning point. Nowadays, energy efficiency is as important as performance and has become a critical aspect to the development of scalable systems. These strict energy constraints paved the way for the development of multi and manycore processors. Research on the performance and the energy efficiency of numerical kernels on multicores are common but studies in the context of manycores are sparse. Unlike these works, in this paper we analyze a well-known irregular NP-complete problem, the Traveling-Salesman Problem (TSP). This study investigates two aspects of the TSP on multicore, NUMA, and manycore processors. First, we concentrate on the nontrivial task of adapting this application to a manycore, specifically the novel MPPA-256 manycore processor. Then, we analyze its performance and energy consumption on different platforms that comprise general-purpose and low-power multicores, a NUMA machine, and the MPPA-256 manycore. Our results show that applications able to fully use the resources of a manycore can have better performance and may consume 9.8 and 13 times less energy when compared to low-power and general-purpose multicore processors, respectively.