On accurate full-chip extraction and optimization of TSV-to-TSV coupling elements in 3D ICs

Authors:
Yarui Peng;Taigon Song;Dusan Petranovic;Sung Kyu Lim
Affiliations:
School of ECE, Georgia Institute of Technology, Atlanta, GA;School of ECE, Georgia Institute of Technology, Atlanta, GA;Mentor Graphics, Fremont, CA;School of ECE, Georgia Institute of Technology, Atlanta, GA
Venue:
Proceedings of the International Conference on Computer-Aided Design
Year:
2013

Citing 4
Cited 0

Analysis of Multiconductor Transmission Lines

Analysis of Multiconductor Transmission Lines
Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC

Proceedings of the 48th Design Automation Conference
Stress-driven 3D-IC placement with TSV keep-out zone and regularity study

Proceedings of the International Conference on Computer-Aided Design
Full-chip multiple TSV-to-TSV coupling extraction and optimization in 3D ICs

Proceedings of the 50th Annual Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present a multiple-TSV based TSV-to-TSV coupling model and extraction methods that consider the impact of depletion region, the silicon substrate effect, and the electrical field distribution around TSVs. Our studies show that these factors have a significant impact on the individual and full-chip scale TSV-to-TSV coupling. Our effort leads to a simplified coupling model that is accurate and efficient on timing, power, and signal integrity in full-chip scale. In order to alleviate the coupling noise in full-chip level 3DIC, we propose grounded guard rings that are more effective than grounded TSV insertion. Results show that our approach reduces coupling noise on TSV nets up to 27.3% with only 7.65% area overhead.